Design of 32-bit RISC Processor with IEEE754 Standard Floating-Point Unit in FPGA for Digital Signal Processing Applications

نویسندگان

چکیده

The design of RISC processors, which are the key digital signal processing applications, increasing in reconfigurable hardware. FPGAs suitable hardware for processor design, with advantages such as parallel and low power consumption. In this study, 32-bit a FPGA is presented. designed contains IEEE754 standard floating-point number unit, executed one clock cycle. verification performed Zynq-7000 SoC Artix-7 chip Xilinx Vivado tool. Classification an artificial neural network using iris dataset carried out processor. order to compare performance, same real time within dual-core ARM Cortex-A9 operating system SoC. results show that executes at 20x less cycles 3x higher speed compared

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

FPGA Based Implementation of Pipelined 32-bit RISC Processor with Floating Point Unit

This paper presents 32-bit RISC processor with floating point unit to be designed using pipelined architecture; through this we can improve the speed of the operation as well as overall performance. This processor is developed especially for Arithmetic operations of both fixed and floating point numbers, branch and logical functions. The proposed architecture is able to prevent pipelining from ...

متن کامل

A 32-bit FPGA-based Single Precision Floating-point Hybrid CORDIC Processor Based on RISC Architecture

This paper presents the design process of a 32-bit single precision floating-point Hybrid Coordinate Rotation Digital Computer (CORDIC) processor on Field Programmable Gate Array (FPGA) which used to perform the mathematical computation operations for various elementary functions such as trigonometry and hyperbolic functions, exponential, natural logarithm, square root as well as multiplication...

متن کامل

Hardware accelerated approach for floating-point multiplication on 32-bit pipelined RISC-V processor

Implementing hardware support for all extensions of the RISC-V Instruction Set Architecture inside a processor would lead to avoidable area and power consumption for applications that rarely utilize a particular extension. In this paper, authors have first suggested a modified 3-stage pipeline alternative to the ZSCALE processor (32-bit) by UC Berkeley. Subsequently a hardware-accelerated appro...

متن کامل

Study of 32-bit RISC Processor Architecture and VHDL FPGA Implementation 32-bit Matrix Manipulation

Present title discloses a distinctive method to cram the processor behavior while dealing with the multifaceted task of matrix manipulation. System facilitates this distinct feature by allowing user to input the data in suitable form and observe the output using suitable display devices. [5] System is build around high performance VLSI technology. Matrix manipulation is on the whole parallel ar...

متن کامل

‏‎design of an analog ram (aram)chip with 10-bit resolution and low-power for signal processing in 0/5m cmos process‎‏

برای پردازش سیگنال آنالوگ در شبکه های عصبی ، معمولا نیاز به یک واحد حافظه آنالوگ احساس میشود که بدون احتیاج به ‏‎a/d‎‏ و‏‎d/a‎‏ بتواند بطور قابل انعطاف و مطمئن اطلاعات آنالوگ را در خود ذخیره کند. این واحد حافظه باید دارای دقت کافی ، سرعت بالا ، توان تلفاتی کم و سایز کوچک باشد و همچنین اطلاعات را برای زمان کافی در خود نگهدارد. برای پیاده سازی سیستمی که همه این قابلیتها را در خود داشته باشد، کوشش...

15 صفحه اول

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Erzincan University Journal of Science and Technology

سال: 2022

ISSN: ['1307-9085', '2149-4584']

DOI: https://doi.org/10.18185/erzifbed.1077921